The next step I'm going to try with the Arty board is to connect the 100 MHz clock signal to the FPGA. That will enable me to start experimenting with sequential logic design. As mentioned at the end of the previous post Digilent provides a master constraint file (Arty_Master.xdc) that defines all the FPGA pin connections … Continue Reading ››